Regviz

Cypress Semiconductor /psoc63 /BLE /BLELL /CONN_EXT_INTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONN_EXT_INTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/BLE/BLELL/CONN_EXT_INTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DATARATE_UPDATE)DATARATE_UPDATE 0 (EARLY_INTR)EARLY_INTR 0 (GEN_TIMER_INTR)GEN_TIMER_INTR

Description

Connection extended interrupt status and Clear register

Fields

DATARATE_UPDATE

If this bit is set it indicates that the data rate is updated If this bit is written with 1, it clears the interrupt status bit
EARLY_INTR

For master this bit is set on start_ce For Slave this bit is set on slave_timer_adj
GEN_TIMER_INTR

If this bit is set it indicates that the generic timer (PDU response timer reconfigured in MMMS mode) has expired If this bit is written with 1, it clears the interrupt status bit

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data